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Abstract A double-sampling split Σ∆-ADC with bi-
linear integrators and a 7-level quantizer is presented.
It achieves third order noise shaping with a second
order modulator through quantization noise-coupling.
The modulator is integrated in a 130nm CMOS tech-
nology. For a clock frequency of 48MHz and an over-
sampling ratio of 20 (2.4MHz signal bandwidth), it
achieves 72 dB DR and 68 dB SNR. The prototype con-
sumes 8mW from a 1.2V voltage supply.
Keywords Analog-to-digital converters · double
sampling · Σ∆-modulation · noise-coupling · 130nm
CMOS technology
1 Introduction
Wide-bandΣ∆-modulation requires a low oversampling
ratio (OSR) in combination with high-order noise shap-
ing and multi-bit quantization. In double-samplingΣ∆-
modulators, the outputs of the switched capacitor (SC)
circuits are updated during both clock phases, doubling
the sampling frequency to twice the master clock fre-
quency. Thus for the same power budget, the OSR is
doubled. In [1],[2] an enhanced split-architecture Σ∆
ADC is presented. Through the use of noise-coupling
the effective noise shaping order is increased. This can
lead to a significant reduction in power consumption for
low-order modulators [3].
In this paper, we combine double-sampling with
cross noise-coupling for a fully integrated prototype.
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Fig. 1 (a) A Σ∆-modulator and (b) the linearized model.
Section 3 explains the modulator architecture. The cir-
cuit level design is discussed in section 4. Measurement
results for the integrated prototype are presented in
section 5.
2 System Level Design
Fig. 1(a) shows the conceptual diagram of a Σ∆- modu-
lator. The quantizer is embedded in a control loop with
loop filter H . The digital output D of the quantizer is
fed back to the input of the filter via a digital-to-analog
converter (DAC). A common analysis for this system
is shown in Fig. 1(b). Here, the quantizer is modelled
as an additive white noise contribution Q and the D/A-
converter for the feedback path is assumed to be ideal.
Fig. 1 also shows an additional feed-forward path from
the input signal Vin towards the input of the quantizer
(dashed line) [4]. In this case, the digital output D of
the complete system can be written as:
D(z) = Vin(z) +NTF (z)Q(z) (1)
Here, NTF (z) corresponds to the noise transfer func-
tion. The main building block in the loop filter H is an
integrator. The magnitude of the loop filter will be high
in the low-pass signal band, but low outside the signal
band. This way the NTF will be nearly zero in the signal
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Fig. 2 (a) A conventional and (b) a fully-floating bilinear
double-sampling integrator.
band but not outside the signal band. The quantization
noise is thus shaped outside the signal band and the
output has a very high signal-to-noise-plus-distortion
ratio (SNDR) within the signal band.
2.1 Double-Sampling
The efficiency of SC-circuits can be doubled easily by
using double-sampling techniques. Fig. 2(a) shows a
conventional double sampling integrator with 2 input
signals V1 and V2. The capacitors C1 and C2 are equal.
If V2 = −V1 this circuit performs a bilinear integration:
Vout =
C1
CFB
(1 + z−1)
(1− z−1)
V1(z) (2)
However, the conventional double-sampling integrator
shown in Fig. 2(a) will suffer from quantization noise
folding due to mismatch between capacitors C1 and C2.
Noise folding will transform signals around the Nyquist
frequency (fs/2) towards DC, and as such will degrade
the performance of the modulator [5]. Fig. 2(b) shows
an alternative circuit that performs a bilinear integra-
tion (eq. 2) [6]. For this circuit, it can be shown that
mismatch between C1 and C2 will not lead to noise
folding.
However, because of the bilinear factor (1 + z−1) in
the numerator of eq. (2), the modulator architecture
should be modified [7]. The modified architecture for a
2nd order modulator is shown in Fig. 3. The fully float-
ing bilinear integrator is used here for the critical DAC
feedback branches, as only this signal path contains sig-
nals around the Nyquist frequency. The modulator also
shows an additional parameter b3. This gives the nec-
essary freedom to design the NTF at will [7].
Fig. 3 A modified modulator architecture with bilinear in-
tegrators.
2.2 Cross Noise-Coupling
In a split architecture Σ∆ A/D converter, a single mo-
dulator is split into two identical halves (Fig. 4). As
the two resulting modulator loops have capacitors half
the size of those in the original modulator, the total
power dissipation and chip area will essentially remain
the same. Each modulator loop processes the same in-
put signal independently of the other loop. The two out-
puts are then combined to generate the total average
output signal Dav. Since thermal as well as quantiza-
tion noise are uncorrelated between the two loops, the
SNR performance of the split modulator is the same as
for the original single modulator.
The noise added by the quantizer can easily be de-
termined by taking the difference between the output
and the input of the quantizer. In [1,2] cross noise-
coupled splitΣ∆-modulator architectures are presented.
In such an architecture, the noise of one loop is injected
into the other loop as shown in Fig. 4 (dashed line).
Applying a linear model to both modulator loops, the
outputs from the loops can be obtained:
Da(z) = Vin +NTFa(z)(Qa − z
−1Qb)
Db(z) = Vin +NTFb(z)(Qb − z
−1Qa)
Assuming the NTFs of both modulators are equal, the
output signal of the whole structure can be written as:
Dav(z) =
Da +Db
2
= Vin(z) + (1− z
−1)NTF (z)
Qa(z) +Qb(z)
2
The noise shaping now exhibits an additional differen-
tiation (1 − z−1). Hence the effective noise shaping is
of order n + 1. The injected quantization noise is un-
correlated with the signals in the receiving loop, and
acts as a dither signal. Dithering reduces the harmonic
distortion and as such improves the dynamic range.
3 Modulator Architecture
In [8] the optimal system level design for a cross noise-
coupled 2nd order double-sampling Σ∆-modulator with
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Fig. 4 A split Σ∆-modulator with cross-coupled noise injec-
tion.
bilinear integrators is discussed. It is shown that a good
choice for the modulator parameters is:
b1 =
1
2
, b2 =
3
2
, b3 =
1
2
(3)
The final modulator architecture is shown in Fig. 5. The
loop filter (H(z) in Fig. 4) consists of a cascade of two
integrators with distributed feedback, similar to Fig. 3.
Local feedback around the two integrators is used to
optimize the NTF zeros. Additional feedin paths for
the input signal Vin towards internal nodes of the loop
filter reduce the output swing of the integrators and as
such relaxes the requirements on the operational am-
plifier design [8]. The feedback branches for the output
signal are implemented with a fully-floating bilinear in-
tegrator, while the input signal Vin is sampled with a
conventional (non-floating) bilinear input branch. The
coefficient b3 is implemented as a feed-forward branch
at the 2nd integrator (hence the factor (1− z−1)).
For a 7-level quantizer and an OSR of 20, system
level simulations show that a signal to quantization
noise ratio (SQNR) of 85 dB can be reached.
4 Prototype Design
The modulator is integrated in a 130 nm CMOS process
with a supply voltage of 1.2V. In this technology, 2
different types of MOS-transistors are available, high-
speed (HS) and low-leakage (LL). The LL-devices show
a larger threshold voltage, lower leakage current and a
larger gain for a single stage.
All switches are implemented with HS-transistors.
For the input-sampling switch a standard CMOS trans-
mission gate is used and the total input-sampling ca-
pacitance is 600 fF.
Fig. 5 The implemented modulator architecture.
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Fig. 6 The circuit for the operational amplifier used in the
integrators.
4.1 Operational Amplifiers
The operational amplifier used for the integrators is
shown in Fig. 6. In this op-amp circuit all transistors
are LL-devices, except for M9 and M10, which are HS-
transistors. Operating in triode region, M9-M10 regu-
late the output common-mode voltage by adjusting the
bias current through M0. Because of the low output
swing of the integrators, a telescopic cascode op-amp
is chosen [8]. System level simulations showed that a
DC-gain of at least 55 dB was necessary. To achieve
this high gain the cascode transistors are boosted with
a high-swing low-voltage regulation amplifier [9]. The
booster for the PMOS cascode is also shown in Fig. 6.
To attain an accurate settling behaviour, the boosters
are band limited by adding small capacitors in their
outputs.
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4.2 Active Adder
For the implementation of the quantization noise cou-
pling, an active adder is needed at the quantizer input.
Fig. 7(a) shows a straightforward double-sampling SC-
implementation for this adder. To simplify the figure,
only the input branches of the adder that implement
the noise-coupling are shown, the analog input of the
quantizer of the other loop (VQin) and the digital out-
put of the other loop (D =
∑
di). All capacitors shown
in this figure have the same capacitance and the in-
dices a and b represent the two different modulator
loops. Each op-amp has two input branches and two
feedback capacitors with altered clock phases (φ1 and
φ2). Capacitor C2,a samples the input of the quantizer
of the other modulator loop when φ1 is active. During
the next active phase of φ2, C2,a is switched between
the adder-input and the output of the quantizer of the
other loop, Db =
∑
di,b. The net result on the feedback
capacitor CFB2,a is z
−1(Db − VQin,b) = z
−1Qb. During
φ1, CFB2,a is reset to ensure the correct operation of
the adder. C1,a and CFB1,a perform the same operation
with altered clock phases.
An improved circuit that performs the same sum-
mation is shown in Fig. 7(b). In stead of resetting the
feedback capacitor CFB1, the same capacitor is used as
feedback capacitor in the adder of the other modula-
tor loop during the next clock phase. Since the voltage
stored on CFB1 during φ1 is equal to VQin,a, the feed-
back capacitor performs the summation of VQ,in1 at the
input of the quantizer in the other modulator loop. This
way the capacitive load of the op-amp is halved.
For the active adder a folded cascode op-amp is used
to attain the differential full-scale of ±600mV at the in-
put of the quantizer. Gain boosting and common mode
feedback are done in a similar way as in the telescopic
op-amp shown in Fig. 6.
4.3 SC-implementation
The SC-circuit for one modulator loop is shown in fig.8.
The dashed lines implement the coupling between the 2
modulator loops. Digital signal busses are drawn with a
thick line. The digital output D of the loop is converted
by a CMOS selection logic into selection signals for the
switches implementing the D/A-conversion. The selec-
tion signals for b3 are different from the selection signals
for b1 and b2, as b3 is implemented as a feed forward
branch, while b1 and b2 are bilinear input branches
Fig. 7 (a) A double sampling adder circuit and (b) an adder
with reduced load capacitance.
Fig. 9 Mismatch of the DAC-capacitors and the correspond-
ing DAC-levels.
4.4 DAC calibration
Mismatch in the DAC capacitors is unavoidable. Due
to this, the actual DAC level will deviate from its nom-
inal value. This phenomenon is illustrated in Fig. 9.
As a result, the relationship between the digital input
value of the DAC and the corresponding output level
will be non-linear. Since this DAC is used in the feed-
back path of our Σ∆ modulation ADC, this capacitor
mismatch will in the end lead to ADC distortion [10].
A traditional way to solve this problem is to linearize
the feedback DAC by the use of a dynamic element
matching (DEM) [10] technique. Here, Data-Weighted-
Averaging (DWA) is the simplest (and most popular)
variant. However, in our double-sampled modulator,
this technique is nearly impossible to implement due
to the stringent time budget. Indeed the quantizer is
strobed at the falling edge of each clock phase, while
the DAC is updated at the rising edge of the following
clock phase. This way the DWA selection signal should
be calculated within the non-overlap between the two
clock phases. Obviously, this is almost unfeasible.
Another way to counteract the non-linearity of the
DAC capacitors is to use digital calibration [11]. Here
the actual DAC output levels are stored in a digital
look-up table (LUT). During the normal operation, the
A 8mW 72dB Σ∆-modulator ADC with 2.4MHz BW in 130 nm CMOS 5
Fig. 8 SC-implementation of the modulator architecture.
Fig. 10 The calibration scheme.
calibrated output Dcal is obtained from the look-up-
table. In our case of a fully differential 7-level DAC this
look-up table contains three error terms. Since there
are two feedback DAC’s in our split Σ∆ ADC, we need
two of such look-up tables. The resulting structure is
shown in Fig. 10. It is clear that this calibration setup
corresponds to a nearly negligible amount of additional
hardware. Moreover, the calibration is not in a timing
critical signal path and hence is not subject to partic-
ular timing constraints. In our prototype the look-up
table is not integrated in the chip and implemented in
software.
Obviously, the accuracy of such a calibration de-
pends on how accurately the values in the look-up table
correspond to the actual DAC-errors. In this prototype,
the values for the look-up table are first determined in
an oﬄine LMS calibration cycle (which is further out of
the scope of this manuscript). Then the calibration val-
ues are stored in memory for use during the normal
operation (shown in Fig. 10). Clearly, this approach
cannot correct drifting due to e.g. thermal effects or
aging. If this is expected to be a problem, techniques
for continuous (online) calibration such as [12] can be
used. Such techniques can also successfully correct drift-
ing DAC values, but this was not considered necessary
in our case of a switched capacitor DAC and hence no
further attention was given to this option.
5 Measurement Results
A prototype that incorporates the above described tech-
niques was designed and submitted for fabrication. Un-
fortunately, the first silicon samples that we received
were subject to a fabrication error. Due to this fabrica-
tion error, all the transistors were out of spec. As a re-
sult, sampling switches and clock drivers suffered from
inadequate drive strength. Still these first samples were
fully functional Σ∆ ADC’s (be it at a reduced speed
and with increased distortion) and their performance
was reported in [13]. The measurements reported in this
manuscript are from a second batch of samples which
is fully compliant now.
Fig. 11 shows a microscope photograph of the pro-
totype chip. Fig. 12 shows a measured spectrum (21K
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Fig. 11 Microscope photograph of the integrated Σ∆-ADC.
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Fig. 12 Measured output spectrum for a -5 dBFS 501 kHz
input tone.
FFT - blackman window) for a sinusoidal input signal
of 501kHz and a -5 dB amplitude relative to fullscale
(dBFS) after calibration. The greyed spectrum corre-
sponds to a single modulator, whereas the black spec-
trum corresponds to combined spectrum of both cou-
pled modulators. It is clear that the noise-coupling works
as expected and greatly enhances the noise shaping.
For this measurement, the 3rd harmonic is at -82.4 dB
and the 4th harmonic is at -82 dB. Fig. 13 shows the
SNR and SNDR as a function of input signal amplitude
(measured at 501 kHz). The peak SNR is 67.8 dB for -
2.2 dBFS and the peak SNDR is 66.1 dB for -3 dBFS.
The dynamic range is 72 dB.
The previous measurements were for the case where
the digital calibration of Fig. 10 is active. The effect of
the digital calibration is illustrated in Fig. 14, where
measured spectra with and without digital calibration
are shown. Here the signal frequency is chosen such
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Fig. 13 SNR and SNDR vs. input amplitude for a 501 kHz
input tone.
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Fig. 14 Measured output spectrum for a -5 dBFS 201 kHz
input tone without (a) and with (b) calibration.
that the 5th harmonic is still within the signal band.
In the case without digital calibration (Fig. 10.a) the
SFDR is limited by the 3rd harmonic. After calibration
(Fig. 10.b) the SFDR improves by 9dB and is now lim-
ited by the 5th harmonic which was slightly increased.
The resulting distortion is attributed to signal depen-
dent charge injection in the sampling switches.
The high frequency linearity is illustrated in Fig. 15,
where the measured spectrum for a two-tone test is
shown. Here the two tones are placed near the band
edge. For this measurement the digital calibration is
activated. From the magnitude of the intermodulation
products we can conclude that the distortion increases
for higher input frequencies which could indicates that
there is tracking distortion in the sampling switches.
The total power dissipation is 8mW of which 6.4mW
is dissipated in the analog core. Fig. 16 shows a detailed
distribution of the power consumption. From the above
measurements we can also calculate Walden’s figure-
of-merit (FOM) [14], defined by FOM = P/(2 · BW ·
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Fig. 15 Measured output spectrum for two -7 dBFS
1.95MHz and 2MHz input tones.
Fig. 16 Power consumption distribution.
2ENOB) ([14]), as 0.5 pJ/conversion-step. It should be
noted though, that the relevance of this FOM has been
subject to debate [15] and that it is only added here for
illustrative purposes.
These measurement results, as well as a compari-
son with other recent switched-capacitor Σ∆ ADCs are
summarized in table 1. From the table it is clear that
our prototypes performance compares well with other
recent implementations.
6 Conclusion
A splitΣ∆-A/D converter architecture combining quan-
tization noise-coupling and double-sampling is presented.
By adding cross noise-coupling between the two iden-
tical loops of the split second order modulator, the ef-
fective noise shaping order is increased to 3. To tackle
the problem of quantization noise folding in a double-
sampling SC-circuit, a fully floating bilinear input branch
is used for the feedback of the D/A-converter. A proto-
type achieves 72 dB DR and 68 dB SNR over a 2.4MHz
signal band for a power budget of 8mW.
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